Part Number Hot Search : 
MM1221 IM1007 701CPA MRF90 NJU6572 12864 BCM5695 2S110
Product Description
Full Text Search
 

To Download MAX3986UTU Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  19-4403; rev 0; 12/08 max3986 1gbps to 10.3gbps linear equalizer for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxim? website at www.maximintegrated.com. general description the max3986 is a 4-channel low-power linear equalizeroptimized for use up to 10.3gbps and compensates for losses encountered with fr-4 stripline and twin-ax cable. this linear equalizer is intended for use with deci- sion-feedback equalizers (dfes) integrated into asics as well as other applications where increased margin is needed rather than full signal regeneration. dfes can typically handle 20db of channel loss at a frequency half the bit rate, assuming the channel is not degraded by reflections and crosstalk. the extended linear range of the max3986 preserves the essential signal characteris- tics needed for optimum dfe performance. the 9db of analog equalization of the max3986 adds to the effec- tiveness of the dfe. this increases margin to tolerate environmental and manufacturing variations or to increase the length of the transmission line. the max3986 operates from a single 3.3v supply and is housed in a lead-free, 5mm x 7mm tqfn package. applications serial 10.3gbps ethernet8.5gbps fibre channel oif-cei-6g ddr, 6.25gbps ieee 802.3ae xaui qdr, 10.0gbps infiniband sm 6gbps sashigh-speed backplanes active copper cable assemblies features ? increases margin of decision-feedbackequalizers ? compatible with oob signals ? extends transmission line length ? coding independent, 8b/10b or scrambled ? 4 channels per device ? 9db analog equalization at 5.15ghz ? better than 18db return loss at 5.15ghz ? 33ma per channel supply current ? single 3.3v supply ? 5mm x 7mm, lead-free tqfn package ordering information rx tx tx rx rext v cc pmd rx tx tx rx tx rx asic with dfe rxtx asic with dfe 3.3v 5.23k rext v cc rx tx 3.3v 5.23k line card backplane switch card four differential pairs backplane interconnect max3986 max3986 typical application circuit infiniband is a trademark and service mark of the infiniband trade association. part temp range pin-package MAX3986UTU+ 0 c to +85 c 38 tqfn-ep* + denotes a lead(pb)-free/rohs-compliant package. * ep = exposed pad. pin configuration appears at end of data sheet. downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 2 maxim integrated absolute maximum ratingselectrical characteristics (v cc = +3.0v to +3.6v, t a = 0? to +85?. typical values measured at t a = +25? and v cc = 3.3v, unless otherwise noted. all specifications in this table apply when r external is equal to 5.23k .) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. (operating beyond these limits will cause permanent damage.)supply voltage range, v cc ..................................-0.5v to +4.1v esd protection: human body model (class 2 per jedec eia/jesd22-a114-b)....................... 2kv continuous output current range (out_+, out_-).............................................-25ma to +25ma data input range (in_+, in_-) ...................-0.5v to (v cc + 0.5v) bias input range (rext, rint)..................-0.5v to (v cc + 0.5v) operating ambient temperature ............................0 c to +85 c continuous power dissipation (t a = +70?) 38-pin tqfn (derate 35.7 mw/? above +70?) ...........2.85w storage ambient temperature range...............-55 c to +150 c lead temperature (soldering, 10s)....................................300 c parameter conditions min typ max units supply current for all four channels 133 157 ma input swing (in) measured differentially at data source before encountering loss (point a in figure 1) (note 1) 200 1600 mv p-p input common-mode voltage range 2.2 v input return loss 100mhz to 5.15ghz (note 1) 19 24 db differential input resistance in+ to in- 100  frequency response sinewave, 80mv p-p to 100mv p-p (notes 1, 2) see limits in table 1 large-signal gain at 5.15ghz; sinewave, 80mv p-p to 100mv p-p (notes 1, 2) 7 10 13 db gain variation with temperature sinewave, 80mv p-p to 100mv p-p 0.6 db compensation at 5.15ghz relative to 100mhz; sinewave, 80mv p-p to 100mv p-p 9.4 db 100mhz to 5.15ghz, 1600mv p-p input (note 3) 770 1000 output swing measured differentially at out_+/- with 50  + 1% at each side 0v applied to input (note 1) 10 mv p-p output resistance out_+ or out_- 50  output return loss 100mhz to 5.15ghz (note 1) 18 26 db output transition time (t r , t f ) 20% to 80% (note 4) 45 ps propagation delay 130 ps channel-to-channel isolation output relative to the input, 100mhz to 5.15ghz (notes 1, 5) 31 33 db channel-to-channel skew difference in propagation delay from one channel to any other channel (note 1) 16 ps residual deterministic jitter output 20in stripline fr-4 (notes 1, 6, 7); 1gbps  data rate  6.25gbps; data source amplitude = 200mv p-p 0.1 ui downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 3 maxim integrated electrical characteristics (continued)(v cc = +3.0v to +3.6v, t a = 0? to +85?. typical values measured at t a = +25? and v cc = 3.3v, unless otherwise noted. all specifications in this table apply when r external is equal to 5.23k .) parameter conditions min typ max units 20in stripline fr-4 (notes 1, 6, 7); 1gbps  data rate  6.25gbps; data source amplitude = 500mv p-p 0.09 20in stripline fr-4 (notes 1, 6, 7); 1gbps  data rate  6.25gbps; data source amplitude = 1600mv p-p 0.1 20in stripline fr-4 (notes 1, 6, 7); 6.25gbps < data rate  8.5gbps; data source amplitude = 200mv p-p 0.18 20in stripline fr-4 (notes 1, 6, 7); 6.25gbps < data rate  8.5gbps; data source amplitude = 500mv p-p 0.15 20in stripline fr-4 (notes 1, 6, 7); 6.25gbps < data rate  8.5gbps; data source amplitude = 1600mv p-p 0.21 20in stripline fr-4 (notes 1, 6, 7); 8.5gbps < data rate  10.3gbps; data source amplitude = 200mv p-p 0.2 20in stripline fr-4 (notes 1, 6, 7); 8.5gbps < data rate  10.3gbps; data source amplitude = 500mv p-p 0.24 residual deterministic jitter output 20in stripline fr-4 (notes 1, 6, 7); 8.5gbps < data rate  10.3gbps; data source amplitude = 1600mv p-p 0.26 ui output referred noise 10mhz to 5ghz, no other noise sources present (notes 1, 8) 650 700 v rms note 1: guaranteed by design and characterization. note 2: with 50 terminations at out_+ and out_-, the gain is the ratio of the output swing to the input swing as measured at the input and output pins. note 3: typical value is shown for 4.25ghz input frequency. output swing is tested at 4.25ghz. maximum value is guaranteed bydesign and characterization at all other frequencies between 100mhz and 5.15ghz. note 4: using 0000011111 or equivalent pattern at 10.3gbps. the signal generator transition time must be 20ps or less and anamplitude of 1600mv p-p differential applied to the inputs pins. the 0% reference should be established at least two bit inter- vals prior to the transition and the 100% reference level established at least two bit intervals after the transition. note 5: measured using a vector-network analyzer (vna) with 0dbm power level applied to the adjacent input. the vna detects thesignal at the output of the victim channel. all other inputs and outputs are terminated with 50 . 30db includes the forward gain of the amplifier. see figure 3. note 6: difference in deterministic jitter between the reference data source and equalizer output. evaluated at 2.5gbps, 3.2gbps,5gbps, 6.25gbps, 8.5gbps, and 10.3gbps. pattern: prbs 2 7 , 100 zeros, 1, 0, 1, 0 prbs 2 7 , 100 ones, 0, 1, 0, 1. the data source amplitude is 200mv p-p to 1600mv p-p applied to the transmission line. note 7: signal is applied differentially at input to a 6-mil-wide differential stripline. the deterministic jitter at the output of the transmis- sion line must be from media-induced loss and not from clock source modulation. see figure 1 for more information. note 8: measured using a broadband power meter with bw 18ghz and a 17ghz differential to single-ended adapter (i.e., balun) for approximately 10ghz bandwidth. an additional filter is necessary to create a combined, total upper limit of 5ghz. seefigure 2. downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 4 maxim integrated signal source 4th obt 6-mil lines fr-4 stripline 4.0 < e r < 4.4 tan = 0.022 in out a b c pcb 20in note: the points labeled a, b, and c are referenced for ac parameter test conditions. the filter is a lowpass 4th-order bessel-thompson or equivalent (bw = 0.75 x bit rate). max3986 figure 1. conditions of testing input frequency (gh) low limit (db) typ (db) upper limit (db) +0.1 -1.61 +0.34 +1.75 +0.75 +0.9 +2.74 +3.98 +1.5 +3.44 +5.05 +6.03 +2.25 +5.56 +7.09 +7.97 +3.125 +8.01 +9.40 +10.24 +3.75 +8.64 +10.50 +11.25 +4.25 +8.6 +11.10 +11.85 +5.15 +7.3 +11.26 +12.86 table 1. response tolerance values through response tolerance frequency (ghz) gain (db) 5 4 3 2 1 2 4 6 8 10 12 14 0 06 maximum minimum downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 5 maxim integrated max3986 ina+ outa+ 50 ina- outa- inb+ outb+ 50 inb- outb- victim input victimoutput aggressor signal 0dbmnote: ina is the aggressor input and inb is the victim input. 4-port vna figure 3. channel isolation test configuration max3986 ina+ outa+ 50 ina- outa- balun pspl 5315a 200khz to 17ghz rf power meter hp438a, -70dbm with hp8481d head 10mhz to 18ghz 5.8ghz lp filter note: combined bandwidth of balun, 5.8ghz filter, rf power meter, and cables is 5ghz. figure 2. noise measurement setup downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 6 maxim integrated power-supply current vs. temperature max3986 toc01 temperature ( c) power-supply current (ma) 80 60 40 20 100 120 140 80 0 sdd21 vs. frequency gain (input power = -20dbm and -6dbm) max3986 toc02 frequency (mhz) gain (db) 6000 4000 2000 -6 -4 -2 0 2 5 6 8 10 12 -8 0 8000 input power = -20dbm input power = -6dbm input return gain (sdd11) (input signal of -22dbm) max3986 toc03 frequency (mhz) reflection coefficient (db) 8000 6000 4000 2000 -30 -20 -10 0 -40 0 10,000 output return gain (sdd22) (input signal of -22dbm) max3986 toc04 frequency (mhz) reflection coefficient (db) 8000 6000 4000 2000 -30 -20 -10 0 -40 0 10,000 deterministic jitter vs. board length (v in = 200mv p-p ) max3986 toc05 length of fr-4 (in) deterministic jitter (ps p-p ) 15 20 10 20 30 0 10 25 10gbps 7.5gbps 2.5gbps 5gbps 6.25gbps 3.2gbps deterministic jitter vs. length (v in = 800mv p-p ) max3986 toc06 length of fr-4 (in) deterministic jitter (ps p-p ) 15 20 10 20 30 0 10 25 10gbps 7.5gbps 2.5gbps 5gbps 3.2gbps 6.25gbps deterministic jitter vs. frequency (v in = 1600mv p-p ) max3986 toc07 length of fr-4 (in) deterministic jitter (ps p-p ) 25 20 15 10 20 30 0 10 30 10gbps 7.5gbps 2.5gbps 5gbps 3.2gbps 6.25gbps normalized percentage output amplitude and supply current vs. external resistance (data rate = 7.5gbps) max3986 toc08 external resistance (k ) power-supply current (ma)/output amplitude (100%) 5.5 5.0 4.5 20 40 60 80 100 120 140 0 4.0 6.0 supply current output amplitude input common-mode and output common-mode ratio max3986 toc09 frequency (mhz) sc11 and sc22 (db) 10,000 8000 6000 4000 2000 -30 -20 -10 0 -40 0 scc11 scc22 typical operating characteristics (all time domain measurements below 8.5gbps use a 4th-order bessel-thompson filter with a bandwidth of 0.75 x bit rate. all tim e domain measurements are made with input signal amplitude of 500mv p-p . data pattern: prbs 2 7 , 100 zeros, 1, 0, 1, 0 prbs 2 7 , 100 ones, 0, 1, 0, 1. t a = +25?, unless otherwise noted.) downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 7 maxim integrated input pulse to 10in fr-4 board at (a) figure 1 max3986 toc10 v - 200mv/div, h - 100ps/div pulse after 10in fr-4 board at (b) figure 1 max3986 toc11 v - 200mv/div, h - 100ps/div equalizer output pulse after 10in fr-4 board at (c) figure 1 max3986 toc12 v - 100mv/div, h - 100ps/div input pulse to 20in fr-4 board at (a) figure 1 max3986 toc13 v - 200mv/div, h - 100ps/div pulse after 20in fr-4 board at (b) figure 1 max3986 toc14 v - 200mv/div, h - 100ps/div equalizer output pulse after 20in fr-4 board at (c) figure 1 max3986 toc15 v - 100mv/div, h - 100ps/div input pulse to 30in fr-4 board at (a) figure 1 max3986 toc16 v - 200mv/div, h - 100ps/div pulse after 30in fr-4 board at (b) figure 1 max3986 toc17 v - 200mv/div, h - 100ps/div equalizer output pulse after 30in fr-4 board at (c) figure 1 max3986 toc18 v - 100mv/div, h - 100ps/div typical operating characteristics (continued) (all time domain measurements below 8.5gbps use a 4th-order bessel-thompson filter with a bandwidth of 0.75 x bit rate. all tim e domain measurements are made with input signal amplitude of 500mv p-p . data pattern: prbs 2 7 , 100 zeros, 1, 0, 1, 0 prbs 2 7 , 100 ones, 0, 1, 0, 1. t a = +25?, unless otherwise noted.) downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 8 maxim integrated input pulse to 5m twin ax 24 awg cable at (a) figure 1 max3986 toc19 v - 200mv/div, h - 100ps/div pulse after 5m twin ax 24 awg cable at (b) figure 1 max3986 toc20 v - 200mv/div, h - 100ps/div equalizer output pulse after 5m twin ax 24 awg cable at (c) figure 1 max3986 toc21 v - 200mv/div, h - 100ps/div input pulse to 7m twin ax 24 awg cable at (a) figure 1 max3986 toc22 v - 200mv/div, h - 100ps/div pulse after 7m twin ax 24 awg cable at (b) figure 1 max3986 toc23 v - 200mv/div, h - 100ps/div equalizer output pulse after 7m twin ax 24 awg cable at (c) figure 1 max3986 toc24 v - 200mv/div, h - 100ps/div input pulse to 10m twin ax 24 awg cable at (a) figure 1 max3986 toc25 v - 200mv/div, h - 100ps/div pulse after 10m twin ax 24 awg cable at (b) figure 1 max3986 toc26 v - 200mv/div, h - 100ps/div equalizer output pulse after 10m twin ax 24 awg cable at (c) figure 1 max3986 toc27 v - 200mv/div, h - 100ps/div typical operating characteristics (continued) (all time domain measurements below 8.5gbps use a 4th-order bessel-thompson filter with a bandwidth of 0.75 x bit rate. all tim e domain measurements are made with input signal amplitude of 500mv p-p . data pattern: prbs 2 7 , 100 zeros, 1, 0, 1, 0 prbs 2 7 , 100 ones, 0, 1, 0, 1. t a = +25?, unless otherwise noted.) downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 9 maxim integrated max3986 output for 15in fr-4 at 5gbps max3986 toc28 v - 70mv/div, h - 28ps/div max3986 output for 20in fr-4 at 5gbps max3986 toc29 v - 70mv/div, h - 28ps/div max3986 output for 25in fr-4 at 5gbps max3986 toc30 v - 70mv/div, h - 28ps/div max3986 output for 15in fr-4 at 6.25gbps max3986 toc31 v - 70mv/div, h - 21ps/div max3986 output for 20in fr-4 at 6.25gbps max3986 toc32 v - 70mv/div, h - 21ps/div max3986 output for 25in fr-4 at 6.25gbps max3986 toc33 v - 70mv/div, h - 21ps/div max3986 output for 15in fr-4 at 7.5gbps max3986 toc34 v - 70mv/div, h - 21ps/div max3986 output for 20in fr-4 at 7.5gbps max3986 toc35 v - 70mv/div, h - 21ps/div max3986 output for 25in fr-4 at 7.5gbps max3986 toc36 v - 70mv/div, h - 21ps/div typical operating characteristics (continued) (all time domain measurements below 8.5gbps use a 4th-order bessel-thompson filter with a bandwidth of 0.75 x bit rate. all tim e domain measurements are made with input signal amplitude of 500mv p-p . data pattern: prbs 2 7 , 100 zeros, 1, 0, 1, 0 prbs 2 7 , 100 ones, 0, 1, 0, 1. t a = +25?, unless otherwise noted.) downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 10 maxim integrated max3986 output for 15in fr-4 at 8.5gbps max3986 toc37 v - 70mv/div, h - 21ps/div max3986 output for 20in fr-4 at 8.5gbps max3986 toc38 v - 70mv/div, h - 21ps/div max3986 output for 25in fr-4 at 8.5gbps max3986 toc39 v - 70mv/div, h - 21ps/div max3986 output for 15in fr-4 at 10.3gbps max3986 toc40 v - 70mv/div, h - 21ps/div max3986 output for 20in fr-4 at 10.3gbps max3986 toc41 v - 70mv/div, h - 21ps/div max3986 output for 25in fr-4 at 10.3gbps max3986 toc42 v - 70mv/div, h - 21ps/div 5m 24 awg cable assembly output without max3986 at 10.3gbps max3986 toc43 v - 70mv/div, h - 21ps/div 5m 24 awg cable assembly output with max3986 at 10.3gbps max3986 toc44 v - 70mv/div, h - 21ps/div typical operating characteristics (continued) (all time domain measurements below 8.5gbps use a 4th-order bessel-thompson filter with a bandwidth of 0.75 x bit rate. all tim e domain measurements are made with input signal amplitude of 500mv p-p . data pattern: prbs 2 7 , 100 zeros, 1, 0, 1, 0 prbs 2 7 , 100 ones, 0, 1, 0, 1. t a = +25?, unless otherwise noted.) downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 11 maxim integrated 5m 24 awg cable assembly output without max3986 at 8.5gbps max3986 toc45 v - 70mv/div, h - 21ps/div 5m 24 awg cable assembly output with max3986 at 8.5gbps max3986 toc46 v - 70mv/div, h - 21ps/div 7m 24 awg cable assembly output without max3986 at 8.5gbps max3986 toc47 v - 70mv/div, h - 21ps/div 7m 24 awg cable assembly output with max3986 at 8.5gbps max3986 toc48 v - 70mv/div, h - 21ps/div 7m 24 awg cable assembly output without max3986 at 6.25gbps max3986 toc49 v - 70mv/div, h - 35ps/div 7m 24 awg cable assembly output with max3986 at 6.25gbps max3986 toc50 v - 70mv/div, h - 35ps/div typical operating characteristics (continued) (all time domain measurements below 8.5gbps use a 4th-order bessel-thompson filter with a bandwidth of 0.75 x bit rate. all tim e domain measurements are made with input signal amplitude of 500mv p-p . data pattern: prbs 2 7 , 100 zeros, 1, 0, 1, 0 prbs 2 7 , 100 ones, 0, 1, 0, 1. t a = +25?, unless otherwise noted.) downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 12 maxim integrated input and output structures the input structure for each of the four channels to themax3986 is shown in figure 4. the value of the dc dif- ferential input resistance is 100 . the output structure for each of the four channels isshown in figure 5. when rext is connected to an external resistor, r external = 5.23k (?%), the out- put signal swing is the value specified in the electrical characteristics table. for convenience, however, rext can be connected to rint rather than to the externalresistor r external . here the output signal swing is nominally the same as before, but the tolerance andtemperature coefficient of rint causes some of ec table specifications to widen. when not used, rint should be connected to gnd. pin description pin name function 1, 4, 7, 10, 13, 18, 32, 37 v cc supply voltage 2 out1+ differential positive cml data output. cml output with 50  to v cc . 3 out1- differential negative cml data output. cml output with 50  to v cc . 5 out2+ differential positive cml data output. cml output with 50  to v cc . 6 out2- differential negative cml data output. cml output with 50  to v cc . 8 out3+ differential positive cml data output. cml output with 50  to v cc . 9 out3- differential negative cml data output. cml output with 50  to v cc . 11 out4+ differential positive cml data output. cml output with 50  to v cc . 12 out4- differential negative cml data output. cml output with 50  to v cc . 14, 17, 19, 22, 25, 28, 31, 33, 38 gnd ground 15 rint internal bias resistor. when not used connect to gnd. 16 rext external bias resistor. connect to an external resis tor, nominally a 5.23k  (1%) resistor. 20 in4- differential negative cml data input 21 in4+ differential positive cml data input 23 in3- differential negative cml data input 24 in3+ differential positive cml data input 26 in2- differential negative cml data input 27 in2+ differential positive cml data input 29 in1- differential negative cml data input 30 in1+ differential positive cml data input 34, 35, 36 n.c. no connection ep exposed pad. signal and supply common. for optimum thermal cond uctivity and supply return (gnd), this pad must be soldered to the circuit board ground. downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 13 maxim integrated max3986 v cc v cc matching network and equalizer at 0hz (dc)z 1 = open, z 2 = 0 in_+ 100 in_- r diff figure 4. equalizer input equivalent circuit 50 50 r external = 5.23k out_+out_- v cc i x k rext rint i x k i ref k = f(i ref ) max3986 note: connect rext to either r external (preferred) or rint. when not used, connect rint to ground. figure 5. cml output equivalent circuit downloaded from: http:///
max3986 1gbps to 10.3gbps linear equalizer 14 maxim integrated output amplitude adjust for the maximum input signal level of 1600mv p-p , the output level can be adjusted by changing the values ofr external . this resistor controls the value of the tail current in the output driver. as the value of r external decreases, the value of the current increases, resultingin an increase in output signal swing. results are shown in the normalized percentage output amplitude and supply current vs. external resistance graph. when r external is 5.23k , the value of i cc is approxi- mately 130ma. the output signal swing is 100% of thenominal output swing of the ec table. when r external is lowered to 4.65k , the output signal level and supply current increases by approximately 9%. similarly, thevalues for current and output signal levels are lowered about 13% for r external = 5.73k . channel isolation the coupling of adjacent input signals degrades overallperformance. care must be taken to eliminate condi- tions in which large amplitude signals (aggressors) are routed near low amplitude signals (victims). the max3986 provides adequate isolation for signals with similar amplitudes such as all four inputs coming from the same source and incurring the same transmission losses. the effect of crosstalk must be considered when applying input signals of different amplitudes to adjacent channels of the max3986. applying a large amplitude signal and a small amplitude signal to adja- cent channels is not recommended. using the max3986 in sas applications the max3986 can be used in sas applications wherethe maximum noise on the link during out-of-band (oob) idle time does not exceed 10mv p-p . with small amplitude input signals, each channel behaves as a lin-ear amplifier. during idle time, a channel has zero dif- ferential output voltage and the outputs are at the common-mode output level. because the channels do not include squelch circuitry, noise on the inputs during idle time is amplified and passed through the device. the link must be designed to ensure that the output of the max3986 does not produce an output swing that is greater than 50mv during idle time. layout considerations circuit board layout and design can significantly affectthe performance of the max3986. use good high-fre- quency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on the data signals. power-supply decoupling should also be placed as close as possible to the v cc pins. always connect all v cc pins to a power plane. take care to isolate the input from the out-put signals to reduce feedthrough. exposed-pad package the exposed-pad, 38-pin tqfn package incorporatesfeatures that provide a very low thermal resistance path for heat removal from the ic. the exposed pad on the max3986 must be soldered to the circuit board for proper thermal performance. refer to application note 862: hfan-08.1: thermal considerations of qfn and other exposed-paddle packages for additional infor- mation. downloaded from: http:///
maxim integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim integrated product. no circuit patent licenses are implied. maxim integrated reserves the right to change the circuitry and specifications without notice at any time. the parametric values (min and max limits) shown in the electrical characteristics table are guaranteed. other parametric values quoted in this data sheet are provided for guidance. maxim integrated 160 rio robles, san jose, ca 95134 usa 1-408-601-1000 ________________________________ 15 2008 maxim integrated products, inc. maxim integrated and the maxim integrated logo are trademarks of maxim integrated products, inc. max3986 1gbps to 10.3gbps linear equalizer chip information process: bicmos top view tqfn 13 14 15 16 17 18 19 v cc gnd rint rext gnd v cc gnd 38 37 36 35 34 33 32 gnd v cc n.c. n.c. n.c. gnd v cc 123456789101112 out4- out4+ v cc out3- out3+ v cc out2- out2+ v cc out1- out1+ v cc 31 30 29 28 27 26 25 24 23 22 21 20 in4- in4+ gnd in3- in3+ gnd in2- in2+ gnd in1- in1+ gnd max3986 *ep *the exposed pad of the tqfn package must be soldered to ground forproper thermal operation of the max3986. + pin configuration package information for the latest package outline information and land patterns (foot-prints), go to www.maximintegrated.com/packages . note that a ?? ?? or ??in the package code indicates rohs status only.package drawings may show a different suffix character, but the drawing pertains to the package regardless of rohs status. package type package code document no. 38 tqfn-ep t3857+1 21-0172 downloaded from: http:///


▲Up To Search▲   

 
Price & Availability of MAX3986UTU

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X